

Notice of References Cited

Application/Control No.

O9/895,524

Examiner

Suk-San Foong

Applicant(s
Reexamina
MENA ET A
Art Unit
2823

Applicant(s)/Patent Under Reexamination MENA ET AL.

Unit Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,291,367	09-2001	Kelkar, Amit S.	438/778
	В	US-6,046,102	04-2000	Bothra et al.	438/624
	C	US-6,133,137	10-2000	Usami, Tatsuya	438/622
	D	US-6,211,040	04-2001	Liu et al.	438/424
	E	US-6,376,394	04-2002	Tsai et al.	438/783
	F	US-6,174,808	01-2001	Jang et al.	438/680
	G	US-6,083,850	07-2000	Shields, Jeffrey A.	438/763
	Н	US-6,284,644	09-2001	Aug et al.	438/623
	1	US-5,908,672	06-1999	Ryu et al.	427/574
	J	US-2001/0019883	09-2001	Liu et al.	438/631
	К	US-5,789,315	08-1998	Besser et al.	438/624
	L	US-5,905,298	05-1999	Watatani, Hirofumi	257/635
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wolf S. "Silicon Processing for the VLSI-ERA: Volume 2-Process Integration", 1990, Lattice Pr., Vol. 2, pp. 188, 194-196
	V	
	w	
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.